Abstract -
I. INTRODUCTION
Chaotic dynamics can be generated by many nonlinear electronic oscillators [1] [2] [3] [4] [5] . The interest in designing the integrated chaos oscillator is connected with the possible applications in spread spectrum communication [6] . Usually chaos oscillators consist of the linear part and the nonlinear element. In spite of numerous analytical considerations up to now the design of the integrated chaos generator depends on the engineer intuition and experience. We chose the Wien-bridge chaos oscillator because it has simple structure suitable for fully integrated implementation. The basic scheme is shown in Fig. 1 . The structure of the circuit satisfies the limitation that the nonlinear element had to be used in a non-floating configuration. Another criterion for the selection of the circuit structures is the availability of the state signals to perform a good synchronization quality. This issue is not considered in the work. The circuit shown in Fig. 1 can be described by a set of equations:
where: ω t is the operational amplifier gain bandwidth, k=1+R 3 /R 4 , and the nonlinear element R N has piecewise linear characteristics.
This characteristics, as shown in Fig. 3 , consists of two parts that can be approximated by linear segments assigned with the resistances R J1 , R J2 . We assume the following relations between the values of the circuit elements:
• sum of C 1 The characteristics can be viewed as a two region characteristics with different output resistance in these two regions. The position of the regions join-point is determined by the switching voltage of the inverter. The switching voltage for a given inverter geometry can be derived from the following formula: The designer can obtain the desired V SW value by sizing the transistors constituting the inverter. It is also possible to influence the smoothness of the output characteristics near the V SW -short transistors in the inverter transistors give smoother curve, while longer result in sharper slope change.
The output characteristics for voltage levels less than V SW is controlled by M1 transistor, which we use as a current source output stage. The current change in this region is relatively small due to high output resistance of the current source. The current level in this region can be adjusted by means of the appropriate design of the current source -by sizing M1 output transistor and M5-M8 transistors which determine the reference current.
For voltage levels over V SW the output characteristics is mainly controlled by M2 transistor, which in this case works in saturated region. The characteristics can be described by following formula: The parameters of the MOS transistors are strictly controlled in the technological process, so their variations are relatively low. Building nonlinear element in the proposed way we obtain good accuracy in implementing desired nonlinear characteristics and high flexibility in shaping the characteristics. Since the design incorporates only MOS transistors, the chip area occupied by the circuit is small. The proposed nonlinear element implementation is a one terminal device, thus it cannot be used in floating configuration.
III. OSCILLATOR IMPLEMENTATION
The Wien-type integrated oscillator has been designed in AMS 0.8 µm technology. It can operate at 5V supply voltage. We use a typical operational amplifier found in a cell library delivered by a technology supplier. Typically GBW of such a CMOS amplifier is of order of several MHz. The chaotic signal bandwidth should be small enough to be accurately processed by such amplifier. The RC-constants found in the circuit are strictly related to the resulting signal bandwidth. Thus, by incorporation of high enough RC-constant value we can assure that the circuit can perform well. Typical CMOS amplifier has output impedance of order of 100 kOhm, which implies, that feedback circuitry impedance should be at least of the same order. All these conditions can be satisfied within the following implementation solution:
• capacitive elements are implemented with polysilicon-based capacitors -which are greatly linear, and exhibit low capacitance deviation; in order to preserve small chip area their values are practically limited to several pF;
• small capacitance values imply high resistive elements values for high-enough RC-constants. This is also in accordance with the high resistance of feedback circuitry limitation; • resistors are implemented by using switched capacitor technique; the required resistance value for desired RC is of order of hundreds kOhm which is difficult to implement with standard CMOS technology (unless technology that delivers special high-resistive layers is used); for such values the SC technique is a good choice, providing that a processed signal bandwidth does not exceed several hundreds of kHz;
• switched capacitors are implemented with the polysilicon layers.
At the beginning of design it is necessary to find the passive element values which are suitable for the chaos oscillation taking into account the amplifier and the nonlinear element characteristics. When looking for solution we used rules given in [3] . The attractor obtained for element values shown in Fig. 1 is presented in Fig. 4 . Except for the supply voltage VDD and power ground VSS the circuit requires another reference voltage GND which is a signal ground. This voltage is preferably created internally by means of standard techniques. The switched capacitor implementation of the circuit is presented in Fig. 5 . The values of capacitors which implement resistors are calculated by a standard formula: C = 1/Rf, where C -required switched capacitor value R -implemented resistor value, f -switching frequency. The switching frequency 20 MHz is used for SC resistor implementation. In the considered scheme the behavioral keys has been used. They are modeled as a voltage controlled resistance (R OFF = 1000 MOhm -for V CLK < 2V; R ON = 4 kOhm -for V CLK > 3V), and driven from an ideal two-phase nonoverlapping clock source (t ris e = t fall = 1 ns, t on = 23 ns, t off = 25 ns). The circuit was simulated using HSPICE simulator and the attractor observed in the circuit is shown in Fig. 6 . The circuit is found to be fairly insensitive to the process variations. Since all the passive elements are implemented with the same type device -capacitance built of two polysilicon layers -it can be expected that their values will match each other in order of 1%. The variations of the absolute value of such capacitors are of order of 10%. It was verified in simulations that the circuit does not stop to behave chaotically when all capacitor values vary within 5% range of nominal values. This should result in good manufacturing yield without application of any external or internal trimming techniques.
We compared the signals obtained from the HSPICE simulations of the simplified model (Fig. 1) and its SC implementation starting from the same initial condition. The divergence of these signals shown in Fig. 7 are due to parasitic effects inherent to SC circuits.
IV. TEST FOR CHAOS
The maximal Lyapunov exponent can be computed directly from the sampled signal represented in the form of a trajectory in embedding space [7] [8] . The distance between the point s n and its very close return s n' : ÿ 0 =s ns n ' can be considered as a small perturbation. If the perturbation evolves exponentially in time: |ÿ l | ÿ 0 e t (where ÿ l =s n+l -s n'+l ) then is the maximal Lyapunov exponent. Its estimator is equal to the slope of a linear increase of the function:
The maximal Lyapunov exponent of the studied chaotic signal computed by using the TISEAN package [8] is equal to 0.028 per s. The procedure of calculation is illustrated in Fig. 8 .
V. LAYOUT DESIGN
The final SC implementation of the Wienbridge chaotic oscillator is based on the scheme presented in Fig. 4 and extended substituting behavioral keys with transmission gates built of NMOS and PMOS transistors. The dimensions of all transistors in the transmission gates are 2µm/0.8µm. The corresponding layout is shown in Fig. 9 . It was designed according to the rules of the AMS 0. Switched capacitor circuit is designed as a 13 × 13 matrix of unit capacitors of 0.25 pF built of two polysilicon layers. We attempted to obtain capacitance matrix independent of technological process and electrostatic influence of the other parts on the oscillator. Therefore the matrix was designed as a common centroid structure with additional 
VI. CONCLUSIONS
The presented fully integrated design of Wien bridge chaos generator exhibits good technical quality such as persistence of chaotic behavior in the reasonable range of parameter variations. The designed structure exhibits low sensitivity of manufacturing process variations. It should assure high manufacturing yield without tuning. The use of SC technique for the integrated implementation of higher RC values enables to obtain chaotic behavior at lower frequencies without any external components.
